单选题以下关于Power7的描述，哪一项是错误的？（）AL2 cache： 256KB per processor chipBL3 cache： shared 32MB on chip eDRAMC45nm technologyD4 Way SMT per core
单选题
以下关于Power7的描述，哪一项是错误的？（）
A
L2 cache： 256KB per processor chip
B
L3 cache： shared 32MB on chip eDRAM
C
45nm technology
D
4 Way SMT per core
参考解析
解析：
暂无解析
相关考题：
下面是微处理器中有关Cache的叙述，其中错误的是A．从Pentium微处理器开始已经将其内部的L1 Cache分离为指令Cache和数据CacheB．Pentium Ⅱ的L2 Cache不在微处理器芯片内部C．Pentium 4微处理器的L1 Cache和L2 Cache均集成在处理器芯片内D．目前市场上销售的赛扬(Celeron)微处理器价格较低，因为芯片内部没有集成Cache
Which of the following BEST describes the function of hyperthreading support within a CPU?() A. Allows the core to create a separate space to process threadsB. Allows the processor to handle multiple threads per coreC. Allows the core to shift to a higher clock speed based on thread countD. Allows the processor to reject certain threads to increase performance
Which of the following connects the L2 cache to the processor?() A. PCIB. Frontside busC. Backside busD. System I/O bus
Which of the following statements is true about L3 cache?() A. L3 cache operates faster than the system processorB. L3 cache runs at the speed of the processor.C. L3 cache can deliver data in as little as 15ns.D. L3 cache runs at the speed of the system bus.
PC中CPU执行MOV指令从存储器读取数据时，数据搜索的顺序是( )。A．L1 Cache、L2 Cache、DRAM和外设B．L2 Cache、L1 Cache、DRAM和外设C．DRAM、外设、L2 Cache和L1 CacheD．外设、DRAM、L1 Cache和L2 Cache
Which of the following statements is true about L3 cache?（）A、L3 cache operates faster than the system processorB、L3 cache runs at the speed of the processor.C、L3 cache can deliver data in as little as 15ns.D、L3 cache runs at the speed of the system bus.
下列关于L2 Cache说法有误的是（）A、L2 Cache比L1 Cache大B、L2 Cache的设置始于486时代C、L2 Cache最大程度的减小了主内存对CPU运行造成的迟缓D、L2 Cache的设置是为了解决主内存不足的问题
Which of the following connects the L2 cache to the processor?（）A、PCIB、Frontside busC、Backside busD、System I/O bus
Which of the following is a function of the XceL4 Cache？（）A、It places frequently accessed data close to the processor to help deliver faster performance.B、It replaces L3 cache memory.C、It speeds up processor performance by purging the current set of instructions and freeing them up to work on the next set of instructions.D、It allows the system to address more than 16GB of memory.
On an existing two-node cluster， the system is configured with RAID5 SSA as the shared disk. When adding a new node to the cluster， what must be taken into consideration？（） A、 Nothing，SSA can support a maximum of 8 initiators per loop.B、 The RAID5 implementation on SSA will only support two initiators per loop.C、 SSA can only support four initiators per lop when using the fat write option.D、 The RAID implementation can be used with three initiators only if the fast write cache option is used on all adapters.
Which of the following statements is true about L3 cache？（）A、L3 cache operates faster than the system processor.B、L3 cache runs at the speed of the processor.C、L3 cache can deliver data in as little as 15ns.D、L3 cache runs at the speed of the system bus.
A POWER7 processor has L1, L2 and L3 caches. Which of the three caches uses embedded DRAM (eDRAM) technology?（）A、L3 onlyB、L1 and L2C、L2 and L3D、L1, L2 and L3
以下关于Power7的描述，哪一项是错误的？（）A、L2 cache： 256KB per processor chipB、L3 cache： shared 32MB on chip eDRAMC、45nm technologyD、4 Way SMT per core
Which of the following BEST describes the function of hyperthreading support within a CPU?（）A、Allows the core to create a separate space to process threadsB、Allows the processor to handle multiple threads per coreC、Allows the core to shift to a higher clock speed based on thread countD、Allows the processor to reject certain threads to increase performance
单选题Which of the following is a function of the XceL4 Cache？（）AIt places frequently accessed data close to the processor to help deliver faster performance.BIt replaces L3 cache memory.CIt speeds up processor performance by purging the current set of instructions and freeing them up to work on the next set of instructions.DIt allows the system to address more than 16GB of memory.
单选题A POWER7 processor has L1, L2 and L3 caches. Which of the three caches uses embedded DRAM (eDRAM) technology?（）AL3 onlyBL1 and L2CL2 and L3DL1, L2 and L3
单选题Which of the following connects the L2 cache to the processor？（）A PCIB Frontside busC Backside busD System I/O bus
单选题Which of the following statements is true about L3 cache?（）AL3 cache operates faster than the system processorBL3 cache runs at the speed of the processor.CL3 cache can deliver data in as little as 15ns.DL3 cache runs at the speed of the system bus.
单选题On an existing two-node cluster， the system is configured with RAID5 SSA as the shared disk. When adding a new node to the cluster， what must be taken into consideration？（）A Nothing，SSA can support a maximum of 8 initiators per loop.B The RAID5 implementation on SSA will only support two initiators per loop.C SSA can only support four initiators per lop when using the fat write option.D The RAID implementation can be used with three initiators only if the fast write cache option is used on all adapters.
单选题Which of the following BEST describes the function of hyperthreading support within a CPU?（）AAllows the core to create a separate space to process threadsBAllows the processor to handle multiple threads per coreCAllows the core to shift to a higher clock speed based on thread countDAllows the processor to reject certain threads to increase performance
单选题An x445 with two 3.0GHz DP processors and 2GB of RAM is running a processor-intensive floating-point geological application that calculates pressures in the earth’s crust. It takes a long time for each calculation， and the director of computing wants the calculations to take less time. Memory addressed by the application may also be a bottle neck. Which of the following will most improve the ability to run the calculations in less time？（）AReplace the two 3.0 GHz DP processors with four 3.0GHz MP processors with a 4MB L3 cache and 4GB of RAMBReplace the x445 with an x366 with four 3.66 EM64T processors with a 1MB L2 cache and 4GB of RAMCReplace the two 3.0GHz DP processors with two 3.0GHz MP processors with a 4MB L3 cache and 2GB RAMDReplace the two 3.0GHz DP processors with four 3.0 GHz DP processors with a 512KB L2 cache and 4GB RAM
单选题A bank has requested proposals for a storage solution to upgrade their disaster recovery processes for their IBM System z， UNIX， and Microsoft Windows environment. The solution must simulate a multi-site environment and provide the customer the ability to evaluate Metro Mirror， Global Mirror， Global Mirror for z/OS， and FlashCopy. 120 TB physical capacity is required per site. Only Fibre Channel drives can be used. Which solution best meets the specified requirements（）Atwo DS8700 systems with two-way processor cards and 600 GB FC drivesBtwo DS8700 systems with four-way processor cards and LPARCtwo DS8700 systems with two-way processor cards and two frames per systemDtwo DS8700 systems with four-way processor cards and two frames per system
单选题Which of the following statements is true about L3 cache？（）AL3 cache operates faster than the system processor.BL3 cache runs at the speed of the processor.CL3 cache can deliver data in as little as 15ns.DL3 cache runs at the speed of the system bus.
单选题Which of the following statements is true about L1 cache？（）A L1 cache operates faster than the processor.B L1 cache is directly connected to the processor.C L1 cache can deliver data in 5ns.D L1 cache is located on the system board.
单选题Which of the following connects the L2 cache to the processor?（）APCIBFrontside busCBackside busDSystem I/O bus