解释setup和hold time violation，画图说明，并说明解决办法。（威盛VIA 2003.11.06 上海笔试试题）
解释setup和hold time violation，画图说明，并说明解决办法。（威盛VIA 2003.11.06 上海笔试试题）
相关考题：
please show the CMOS inverter schmatic,layout and its cross sectionwith P-well process.Plot its transfer curve (Vout-Vin) And also explain the operation region of PMOS and NMOS for each segment of the transfer curve? （威盛笔试题c ircuit design-beijing-03.11.09）
please draw the transistor level schematic of a cmos 2 input AND gate and explain which please draw the transistor level schematic of a cmos 2 ｉｎｐｕｔ AND gate and explain which ｉｎｐｕｔ has faster response for output rising edge.(less delay time)。（威盛笔试题circuit design-beijing-03.11.09）
Please draw schematic of a common SRAM cell with 6 transistors,point out which nodes can store data and which node is word line control? （威盛笔试题circuit design-beijing-03.11.09）
Please explain how we describe the resistance in semiconductor. Compare the resistance of a metal,poly and diffusion in tranditional CMOS process.（威盛笔试题circuit design-beijing-03.11.09）
please draw the transistor level schematic of a cmos 2 input AND gate andexplain which input has faster response for output rising edge.(less delaytime)。（威盛笔试题circuit design-beijing-03.11.09）
Please draw schematic of a common SRAM cell with 6 transistors,point outwhich nodes can store data and which node is word line control? （威盛笔试题circuit design-beijing-03.11.09）
问答题什么是Setup和Hold时间时间？